VerilogEval
A benchmark and framework for evaluating large language models on their ability to generate hardware description code.
Explore on Agidapp GlobalA benchmark and framework for evaluating large language models on their ability to generate hardware description code.
Explore on Agidapp Global